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This research involves the investigation of tunneling real-space transfer transistor with abrupt 
negative differential resistance (NDR), on the nano-scale.  Our Tunneling Real-Space Transfer 
Transistor is composed of a gallium arsenide, indium gallium arsenide, and gallium arsenide 
layer.  Our Tunneling Real-Space Transfer Transistor works by the current leaking to the gate via 
wave function hybridization of the indium gallium arsenide layer with the quantized states of 
the gallium arsenide top layer based on the parameters of the gate-drain bias.  The purpose this 
research is to show that this device can be scaled down to nano-scale feature size to reduce the 
intrinsic capacitance and the resistive effect to see if the device can operate at high speed.  The 
main concern is to maintain a large gate tunneling current leaking from the drain to gate 
leading to an abrupt negative differential resistance.  To solve this problem, the device 
equation was first derived for the macro-scale, and then the models of the equations were 
compared to the test results of the macro-scale.  After that we used these values to derive the 
circuit model and load line.  
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Current transistor technologies are beginning to reach their maximum level of improvement.   One of 
the main problems is the continual development of smaller and smaller transistors that manage to 
maintain the same qualities and standards as larger transistors while also staying low cost.  As such, to 
deal with these problems we must look forward and investigate new transistor technologies.  The 
Tunneling Real-Space Transfer Transistor may be able to provide a low-cost solution to these problems.   
1.2 Theory 
The Tunneling Real-Space Transfer Transistor consists of a gallium arsenide layer, a silicon doped layer, a 
second gallium arsenide layer, followed by an indium gallium arsenide layer that functions as a two-
degree channel.  This device works via tunneling.  The three gates are connected to the top Gallium 
Arsenide layer.   When no bias is applied to the gate the device is turned off.  This means that few 
electrons will be able to tunnel through the potential barriers.  When a bias is applied to the gate, this 
cause the Fermi level to rise which in turn allows the electrons to tunnel through to the Si doped region 
and then again to the indium gallium arsenide layer.  It is here that the electrons channel across the 
transistor.  Upon channeling across the resistor they will then tunnel back up to the drain where they 
will carry on with the rest of the circuit.  This allows the control of the devices current by appalling 
different gate biases.  The final thing that must be taken into account for this device is that there is a 
strong tunneling current going into and out of the gate.  As such any calculation needs to take the 




To accomplish this goal of finding the circuit model of the Tunneling Real-Space Transfer Transistor, the 
first objective was to derive the equations of the Tunneling Real-Space Transfer Transistor.  Starting at 
the quadratic model of a MOSFET[], the new equations were derived and checked against previously 
available research.  Upon finding the base equations, I then collaborated with another researcher to 
derive again the equation for leakage current and then use that to find the final equations for the device 
Then, with the equations derived the load line was found for the different biases of the gate.  From 
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there this was overlapped with a previously researched drain current vs drain voltage diagram to find 




















2. Literature Review 
The first major research in this field was done in 1983 by Kastalsky and Luryi, in which they proposed a 
negative-resistance-field-effect transistor and was realized in a device composed of a gallium 
arsenide/aluminum gallium arsenide modulation doped heterostructure by Kastalksy in 1984.  In this 
device, a third terminal makes contact with a material that has a higher conduction band.  This in turn 
extracts emitted hot carriers and also allows for the control of the transverse field for efficient carrier 
transfer.  This devise allowed for two major advantages when it first appeared. The first advantage was 
that it allowed the control of variable negative deferential resistance and the second was that it allowed 
for a the device speed to not be limited by the thermal diffusion of cold electrons back into the device 
channel [1]. 
There have been several other more recent papers in this field.  A more recent paper is by Lida Zhu, a 
master’s student at the University of Illinois, under Professor Leburton titled “The Leakage Current of 
Tunneling Real-Space Transfer Transistor with Negative Differential Resistance”.  In this paper, the 
leakage current of the transistor is found and modeled to create a new and more correct version of the 
Current vs Voltage curve.  And upon creating this new curve they find that the curve has negative 
differential resistance, which is crucial to find in order to create a functioning device [2]. 
Another major paper in this field is “Circuit Modeling of Tunneling Real-Space Transfer Transistors: 
Toward Terahertz Frequency Operation” by Wen Huang, Xin Yu, Shi-Lin Zhang, Lu-Hong Mao, and Jean-
Pierre Leburton.  In this paper a circuit model is created that allows them to assess the high frequency 
operation of the Tunneling Real-Space Transfer Transistor.  They found that the unit current gain 
frequency approaches the terahertz range [3].  This frequency also agrees very well with their 
experimental data.  This research is in turn important because it allows for the potential use of a 
Tunneling Real-Space Transfer Transistor as a terahertz source.  
While the previous research is of invaluable importance, due to the small nature of most current 
devices, for a functioning device to be created more research needs to be done on how it will function 
on the nano-scale.  As such my research my research is motivated by this need.  My research, in relation 
to the previous research, is to see how this device will function on the nano-scale.  My research in turn 
specifically focuses in on creating a simplified version of a circuit model for the device to allow for easier 
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and finding the oscillating frequency of this device.  This is an important area of research because for a 
functioning transfer real-space transfer-transistor to be created, the oscillating frequency must be found 
and for the tunneling real-space transfer transistor to be quickly and accurately used a simplified model 
of the device needs to be created because the current model is fairly complex making it difficult to quick 













3. Description of Research Results 
 
Figure 1.  A diagram of a Tunneling Real-Space Transfer Transistor created with help from Zhu’s [2] 
report. 
In order to derive the circuit model for device on the nano-scale, which can be seen in Figure 1, we start 
by deriving the equations for the circuit and then checking that against the already theorized model and 
experimental data.  We start at the quadratic model for a MOSFET resistor(2.1).  In this equation, ID 
stands for the current across the channel, Vx stands for the voltage at any particular point across the 
channel, μo stands the surface electron mobility, Ci stands for the capacitance, Z stands for the width of 
the device, VG stands for the voltage bias at the gate, VS stands for the voltage bias at the source, L 
stands for the length of the channel, ∈c represents the dielectric constant, VD is the voltage at the drain, 
and VT stands for the voltage threshold.   
 




0                                             (3.1) 
                                       
                                    𝑉𝑥𝑥 = 𝑉𝑥 − 𝑉𝑥            
                                                               
𝑉𝐷 = 𝑉𝐷′  
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𝑉𝑆 = 𝑉𝑆′ 
 
Upon solving for the quadratic model (3.2) we then find we have a new value for ID, from there we then 
have to factor in the fact that we have a non-constant mobility.  So using equations (3.3) and (3.4), 
where 𝑣  stands for the electron velocity and 𝜇𝑛 stands for a variable electron mobility.  We than resolve 
the original quadratic equation for every possible location in the channel using equation (3.5), and upon 
solving we arrive at equation (3.6); however, this equation has a saturation point and in order to find 
that point we use equation (3.7), solving for the trans conductance at zero, to find the saturation point 
of the equation.  
 
                                                                  𝐼𝐷 = 𝜇𝑜𝐶𝑖𝑍
1
𝐿
∗ (𝑉𝐺𝑇𝑉𝐷𝑆 − 𝑉𝐷𝑆2
1
2
)                                                       (3.2) 
 





















0 𝜇𝑜𝐶𝑖𝑍 ∫ (𝑉𝐺𝑇 + 𝑉𝑆 − 𝑉𝐶)𝑑𝑉𝐶
𝑉(𝑥)
𝑉𝑆














� = 0              (3.7) 
Using these equations we can model 𝑉𝐷𝑆 vs 𝐼𝐷 for a variable 𝑉𝐺𝑇 and we arrive at Figure 1, which is 
approximately what the previous research was arrived at and corresponds with the experimental data.  





Figure 2.  The graph demonstrating the Voltage and Current curve for the Tunneling Real-Space Transfer 
Transistor with varying gate voltages and no leakage current 
 
To work on the leakage current we first had to factor in equation (3.8).  With the old equation, the 
resistance due to the electrons tunneling down to the channel is left out; to deal with that V21 the old VDS 
and 2RSID refers to the resistance from the tunneling.  After factoring in equation (3.8) the next step 
involved collaborating with a researcher to work on the leakage current.  We started with equation 
(3.9), where f stands for the work function, z stands for location within the width, Θ stands for the 
tunneling probability, and k stands for the different energy levels. 
And after working through his work I ended up with equation (3.10), where EF stands for the Fermi 
energy level and KBT stands for the Boltzmann’s constant.  The work function appears in Figure 3 and 
was used to solve for the final equation.   I was provided with the final Figure 4 for the leakage current 
leaking through the gate and I was also provided with the final plot of 𝑉𝐷𝑆 vs 𝐼𝐷 for a variable 𝑉𝐺𝑇 with 




Figure 3.  This is the work function of the device with the axis going from the contacts on the right to the 
Indium Gallium Arsenide layer [4]. 
 
𝑉𝐷𝑆 = 𝑉′𝑑𝑑 + 2𝑅𝑆𝐼𝐷                             (3.8) 
 













0                            (3.9) 
 
                                 𝐼𝐺 = ∫ 𝑑𝑑 ∗
𝑍∗𝑒𝑒∗𝐾𝐵𝑇




0 ) ∗ ln (1 + 𝑒
−𝐸−𝐸𝐹+𝑒𝑒(𝑥)𝐾𝐵𝑇 )                   (3.10) 
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Figure 4.  This is the graph of the leakage current for varying gate voltage biases [2]. 
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Figure 5.  This is the graph for the Current vs Voltage for varying gate voltage biases and with the 
leakage current subtracted from it [2]. 
Upon arriving at the next step was to calculate the values for the circuit models.  We started with the 
basic equation for the circuit model (3.11), where IG represents the gate current, which in this case is 
being treated as if it is charging a capacitor, t stands for the time, τ stands for the time constant, R 
stands for the resistance, C stands for the capacitance, vo stands for the original voltage, A stands for the 
area, and D stands for the diameter.   And upon solving for all the variables we arrived at equation (3.12) 








𝜏                                                                    
(3.12) 
 
𝜏 = 𝑅𝐶 
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𝐷 = 39𝑛𝑛 
 
𝐶 = 2.96 𝑝𝑝𝑝𝑝 𝐹 
 





𝑉0 = 𝑉𝐺 − 1 
 







𝐷                                                              (3.13) 
After finding the values of the circuit model, we can then apply those to Figure 7, which is a circuit 
model, in order to provide a nano-scale model; however, the model is not complete because the device 
oscillates between two different frequencies.    Due to the load line crosses the 𝑉𝐷𝑆 vs 𝐼𝐷 line two to 
three times, which is in turn due to the negative differential resistance ,the device will oscillate 
between those two points it crosses the 𝑉𝐷𝑆 vs 𝐼𝐷 with leakage current curve, if there is a third point it 
will only oscillate between the linear and saturated regions, the region with the negative differential 
resistance, which is being treating as the drop off point, is unstable.  Thus to finish the model, we need 
to solve for the load line and find the points the load lines cross the 𝑉𝐷𝑆 vs 𝐼𝐷 for a variable 𝑉𝐺𝑇.  Upon 
solving for the load line, which can be viewed in Figure 6, in which the saturation voltage for the device 
was plotted linearly with the resistance at the source according to equation(3.14), and plotting the lines, 
Figure 4 was created.  The two points in the saturation and linear region that the load line crosses 
correspond to the frequency the circuit model resonates at the given gate voltage with IG representing 








                                                                         (3.14) 
 
Figure 6.  This is the previous graph from Figure 4 [2] overlapped with the load lines generated in 
equation(3.14).  The locations that the load lines cross their corresponding Voltage vs Current lines in 




Figure 7.  This figure is what the circuit model physically looks like now when it is applied to the device, 
with RD representing the resistance at the source, Rg representing the gate resistance, Vdd representing 
the voltage at the drain, Vds representing the voltage between the drain and source, Vgs representing the 
voltage from the gate to the source and IG which represents the current going into the gate which serves 
to charge the gate. 
Upon arriving at this model we now have a model for the device at the nano-scale for varying voltage 
gate biases.  This model can be used to better predict what this experimental device will behave like on 
the nano-scale.            
             




In conclusion, we have found a model for the tunneling real-space transfer transistor built out of 
two gallium arsenide layers and one indium gallium arsenide layer on a nano-scale.  By working 
out the models step by step, we have managed to derive equations for the different curves for our 
device.  After checking them against the previous derivations and experimental data, we found these to 
be accurate.  These models were then used to derive the correct circuit model of the circuit for this 
device.  And upon using this model for the nano-scale, we found that the device should function 
according to the circuit model while oscillating back and forth between the two different frequencies.   
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